



**ISSCC 2016**

# **SESSION 6**

## **Image Sensors**



**An Over 120dB  
Simultaneous-Capture Wide-Dynamic-Range  
1.6e- Ultra-Low-Reset-Noise  
Organic-Photoconductive-Film CMOS Image Sensor**

**Kazuko Nishimura, Yoshihiro Sato, Junji Hirase,  
Ryota Sakaida, Masaaki Yanagida, Tokuhiko Tamaki,  
Masayuki Takase, Hidenari Kanehara,  
Masashi Murakami, Yasunori Inoue**

**Panasonic Corporation, Japan**



# Outline

---

- **Background**
- **Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor**
- **Simultaneous-Capture Wide-Dynamic-Range**
  - **Dual-Sensitivity Pixel**
- **Reset Noise Cancellation**
  - **Capacitive-Coupled Noise Canceller**
- **Characterization Results**
- **Using MIM Capacitor**
- **Conclusion**

# Outline

---

- **Background**
- Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor
- Simultaneous-Capture Wide-Dynamic-Range  
- Dual-Sensitivity Pixel
- Reset Noise Cancellation  
- Capacitive-Coupled Noise Canceller
- Characterization Results
- Using MIM Capacitor
- Conclusion

# Image Sensors become “Key Devices”



- Needs for “Imaging” and “Sensing”
- ➔ Wide Dynamic Range (High Saturation/Low Noise)
  - High Sensitivity
  - High Frame Rate
  - ...

# Image Sensors Performances

OPF: Organic Photoconductive Film

WDR: Wide Dynamic Range


	Common Si Sensor	WDR Si Sensor	VLSI 2013 OPF Sensor	<b>This Work</b>
High Sensitivity	X1.0	X1.0	<b>X1.2</b>	→
Range of Incident Light	30degrees	30degrees	<b>60degrees</b>	→
Simultaneous -Capture DR	76dB	100dB	<b>88dB</b>	↗

# Conventional WDR Methods

- Synthesizing multiple exposures lead to **asynchronous problem**.

## A. Y. Chiou VLSI2015


Multiple exposures in a frame



DR using exposure time: 140dB  
Simultaneous-capture DR: **87dB**

## N. Akahane ISSCC2006


Lateral overflow integration capacitor



DR using exposure time : 207dB  
Simultaneous-capture DR: **100dB**

# Motion Blur Problem

- Preventing motion blur is important




**Motion blur**  
at high-speed imaging

# SCWDR Target

SCWDR: Simultaneous-Capture Wide Dynamic Range

➤ To exceed the human eye's capacity



# Outline


---

- Background
- **Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor**
- Simultaneous-Capture Wide-Dynamic-Range  
- Dual-Sensitivity Pixel
- Reset Noise Cancellation  
- Capacitive-Coupled Noise Canceller
- Characterization Results
- Using MIM Capacitor
- Conclusion




# OPF Image Sensor

## BSI Image Sensor



**Photoelectric  
Conversion  
&  
Charge Storage**

## OPF Image Sensor




**Photoelectric  
Conversion**

**Charge Storage  
&  
Highly-functional  
Circuits**

FD: Floating Diffusion

# Our Wide Dynamic Range Techniques




# Outline

---


- Background
- Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor
- **Simultaneous-Capture Wide-Dynamic-Range**  
**- Dual-Sensitivity Pixel**
- Reset Noise Cancellation  
- Capacitive-Coupled Noise Canceller
- Characterization Results
- Using MIM Capacitor
- Conclusion

# Dual-Sensitivity Pixel (DS-Pixel)

## One "DS-Pixel"



Pixel Electrode




**Cell1:**  
**High Sensitivity Cell**

**Cell2:**  
**High Saturation Cell**

# Cell1: High Sensitivity Cell


One “DS-Pixel”



High Sensitivity  
Electrode

Small Charge-  
Storage Capacitor

New  
Noise Canceller



Important

- High Sensitivity
- Low Noise

Not important


- High Saturation

**Cell1:**  
**High Sensitivity Cell**

Cell2:  
High Saturation Cell


# Cell1: High Sensitivity Cell

One “DS-Pixel”



# Cell2: High Saturation Cell


## One “DS-Pixel”



Low Sensitivity  
Electrode

Large Charge-  
Storage Capacitor

Conventional  
Noise Canceller



Important

- High Saturation

Not important


- Low Noise  
(buried in shot noise)

Cell1:  
High Sensitivity Cell

Cell2:  
High Saturation Cell


# Cell2: High Saturation Cell

## One “DS-Pixel”



Cell1: High Sensitivity Cell

## High Saturation Capacitor




Cell2: High Saturation Cell




# The Effect of “DS-Pixel”

## One “DS-Pixel”



## Pixel Electrode



$$PE1:PE2=1:\frac{1}{10}$$



**100 times  
SCWDR**

SCWDR:  
Simultaneous-Capture  
Wide Dynamic Range


**Cell1:  
High Sensitivity Cell**

**Cell2:  
High Saturation Cell**

$$C_{FD1}:C_{FD2}=1:10$$



# “DS-Pixel” Performances




# Outline

---

- Background
- Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor
- Simultaneous-Capture Wide-Dynamic-Range  
- Dual-Sensitivity Pixel
- **Reset Noise Cancellation**  
- **Capacitive-Coupled Noise Canceller**
- Characterization Results
- Using MIM Capacitor
- Conclusion

# Reset Noise in Dark Region

## Silicon Image Sensor




**CDS method can be used**  
**Reset noise is not a problem**

CDS: Correlated Double Sampling

# Reset Noise in Dark Region

## OPF Image Sensor

Incomplete transfer




**Problem**


**Reset noise is left on the FD  
(include the Metal Interconnect)**

# Conventional Noise Canceller

M.Ishii VLSI2013




# Capacitive-Coupled Noise Canceller



# Result of Noise Cancellation

## Reset Noise on FD






# Outline

---

- Background
- Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor
- Simultaneous-Capture Wide-Dynamic-Range
  - Dual-Sensitivity Pixel
- Reset Noise Cancellation
  - Capacitive-Coupled Noise Canceller
- **Characterization Results**
- Using MIM Capacitor
- Conclusion

# Block Diagram



Process:

65nm CMOS


Chip Size:

14.97mm×10.27mm


Pixel Size:

6μm×6μm

# Chip Micrograph




# Photoelectric Conversion Characteristics



# S/N Characteristics

- S/N at switching point is held **>37dB**.





# Simultaneous-Capture WDR Images

## Simultaneous-Capture WDR

123.8dB “High-Saturation Cell”



82.7dB

“High-Sensitivity Cell”



Image from  
the OPF image sensor





0dB

Weighting, using data from both cells

# High-Speed Image (Conventional WDR)

➤ **Motion blur** of WDR is a big problem






**Motion blur**  
at high-speed imaging

**Synthesizing multiple exposures**

# High-Speed Image (SCWDR)

- Motion blur is completely prevented
- Logic area can be small



**No motion blur**  
at high-speed imaging

**Simultaneous exposures**



# High-Speed Images

➤ **Motion blur is completely prevented**

## Silicon Image Sensor

**Moving Car**

**1/60s**

**Motion blur**


## The OPF Image Sensor

**Moving Car**

**Simultaneous  
Capture**


# Prevention of LED Flicker

## Silicon Image Sensor





Part of signals can't be imaged

## The OPF Image Sensor



All signals can be imaged





# Outline

---

- Background
- Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor
- Simultaneous-Capture Wide-Dynamic-Range  
- Dual-Sensitivity Pixel
- Reset Noise Cancellation  
- Capacitive-Coupled Noise Canceller
- Characterization Results
- **Using MIM Capacitor**
- Conclusion

# Layering of the High-k MIM Capacitor



High Capacitance: 18 fF/μm<sup>2</sup>  
Low leakage Current:  $7.5 \times 10^{-10}$  A/cm<sup>2</sup>  
MIM capacitor

High Sensitivity High Saturation

# Pixel Size Shrink by the High-k MIM

Developing and Layering  
the High-k MIM Capacitor

Pixel Area

$970^H \times 550^V$

$6\mu\text{m}$

$6\mu\text{m}$

$1940^H \times 1100^V$

$3\mu\text{m}$

$3\mu\text{m}$

Pixel size can be reduced to  $\times 1/4$   
Resolution can be  $\times 4$

# Outline

---

- Background
- Organic-Photoconductive-Film (OPF)  
CMOS Image Sensor
- Simultaneous-Capture Wide-Dynamic-Range  
- Dual-Sensitivity Pixel
- Reset Noise Cancellation  
- Capacitive-Coupled Noise Canceller
- Characterization Results
- Using MIM Capacitor
- **Conclusion**

# Performance Summary

\*with MIM capacitor

	This work	A. Y. Chiou VLSI 2015	W. Wakashima VLSI 2015	N. Akahane ISSCC 2006
Chip Size [mm <sup>2</sup> ]	14.9×10.2	---	5.4×1.8	2.6×2.6
Pixel Size [μm <sup>2</sup> ]	<b>6×6</b> *3×3	7.6×7.6	5.5×5.5	20×20
Number of Pixels	<b>970×550</b> *1940×1100	96×96	360×1680	64×64
Frame Rate [fps]	<b>60</b>	15	---	---
CMOS Process	65nm	0.18μm	0.18μm	0.35μm
SCWDR [dB]	<b>123.8</b>	87	104	100
Full Well Capacity [e <sup>-</sup> ]	<b>600k</b>	---	76k	---
Random Noise [e <sup>-</sup> ]	5.4	---	0.46	---
Reset Noise [e <sup>-</sup> ]	<b>1.6</b>	---	---	---

# Conclusion

---

**We have Developed the OPF CMOS image sensor with the new pixel structures**

- **Dual-Sensitivity Pixel**
- **Capacitive-Coupled Noise Canceller**



**Simultaneous-Capture WDR:123.8dB is achieved**

**This OPF image sensor will contribute to the high-speed imaging & sensing applications!**



# Acknowledgement

---

**We would like to thank FUJIFILM Corporation for providing organic semiconducting materials.**

**We would like to thank engineers in Panasonic Semiconductor Solution Co. for supporting chip design.**

**And, we would like to express special thanks to Yoshiyuki Matsunaga for encouragement and discussion throughout this work.**

# Thank you for your attention !

## ISSCC 2016 Demonstration Sessions

February 1, 2016: 5:00 – 7:00 pm Golden Gate Hall

Simultaneous-Capture WDR

123.8dB

"High-Saturation Cell"



82.7dB

"High-Sensitivity Cell"



0dB

Image from  
the OPF image sensor



DS1

# **210ke- Saturation Signal 3 $\mu$ m-pixel Variable Sensitivity Global Shutter Organic Photoconductive Image Sensor for Motion Capture**


Sanshiro Shishido, Yasuo Miyake, Yoshiaki Sato,  
Tokuhiko Tamaki, Naoki Shimasaki, Yoshihiro Sato,  
Masashi Murakami, Yasunori Inoue

Advanced Research Division,  
Panasonic Corporation

# Background



**In-vehicle**



**“Key Device”**



**Medical**



**Mobile**



**Surveillance**



**Broadcast**



**DSL**



**Robot vision**

## Needs for “Imaging” & “Sensing”

- WDR
- High Sensitivity



**High Speed**

**High Functional**

# Rolling Shutter & Global Shutter


**Shutter distortion**



**Flash banding**



## Rolling Shutter Operation




⇒ **Global Shutter (GS)**  
solves such deformation

# Issues on GS Pixel

## CIS GS pixel


[1]M.Sakakibara, ISSCC2012



**In-pixel memory limits saturation signal**

## 3D Stacked CIS GS pixel


[2]T.Kondo, VLSI2015



**Bump pitch limits pixel size (shared pixel is needed)**

**Conventional GS has issues on Pixel size/Saturation signal**

# Our Target



**By Organic Photoconductive Film(OPF) image sensor**

- ◆ To extend GS performance (saturation extension)
- ◆ To develop new sensing functions

# Key Technologies



- 1. Global Sensitivity Control  
by OPF Sensor**
- 2. High Saturation GS pixel**
- 3. High Speed Reference Readout  
for OPF Sensor**
- 4. Variable Sensitivity GS**



# GS of OPF Image Sensor

## Photoelectric conversion controlled (PCC) GS


(M.Takase, IEDM2015)




- ◆ Good for saturation extension (No in-pixel memory)
- ◆ Global sensitivity can be controlled

# High Saturation GS pixel

Previous work




This work



**A key feature of OPF sensor:  
allows additional pixel circuits**


# High Saturation GS pixel




$$Q_{\text{SAT\_OFF}} = \frac{C_{\text{FD}} \cdot V_{\text{SAT}}}{q}$$

$$Q_{\text{SAT\_ON}} = \frac{(C_{\text{FD}} + C_{\text{S}}) \cdot V_{\text{SAT}}}{q}$$


## High gain for SNR



## High saturation




# Response Curve




# Benchmarking

Image sensors with Global Shutter function




High saturation GS pixel by OPF sensor is achieved

# Chip Micrograph




# High Speed Reference Readout




- Column FB reset is executed
- 2 VSIG/column is used for
  - readout (signal & reset level)
  - e-shutter

**Column line access limits  
Readout speed**

# High Speed Reference Readout




- Column FB reset is executed
- 2 VSIG/column is used for
  - readout (signal & reset level)
  - e-shutter




**Column line access limits  
Readout speed**



# High Speed Reference Readout




Pixel-separated reference readout is executed for high speed read




H cycle can be shortened from  $14\ \mu s$  to  $7\ \mu s$

# High Speed Reference Readout




Pixel-separated reference readout is executed for high speed read



H cycle can be shortened from 14  $\mu s$  to 7  $\mu s$

# Captured Image

Both images are captured by fabricated OPF sensor





**Rolling shutter mode**



**Global shutter mode**  
60fps w/ high speed readout

# Multiple Exposure Image



Multiple exposure by variable pulse duty



Character recognition by choosing optimum exposure time

# Multiple Exposure Image

“Variable sensitivity multiple exposure”



**Motion direction can be detected by acquired signal level**

# Performance Comparison

	This work	IEDM2015 <sup>[2]</sup>	ISSCC2012 <sup>[1]</sup>
Sensor type	OPF CMOS	3D stacked	CMOS
Pixel count	1,920 x 1,080	4,608 x 3,480	10M (single) 5M (dual)
Pixel size [ $\mu\text{m}^2$ ]	3.0 x 3.0	3.8 x 3.8	5.86 x 5.86
Random noise [e-]	4.4	-	4.8
PLS [dB]	-106dB	-180dB	-100dB
Saturation [e-]	51k (normal) 210k (SAT-on)	35k	32.2k (single) 67.7k (dual)
Saturation /pixel area [e-/ $\mu\text{m}^2$ ]	5,678 (normal) 23,333 (SAT-on)	2,423	938 (single) 1,972 (dual)
VSME function	○	-	-

VSME: Variable sensitivity multiple exposure

**Highest saturation signal GS pixel is achieved.**

# Summary

We successfully developed OPF image sensor

- 210ke- global shutter operation
- Global sensitivity controlled multiple exposure

**New Imaging & Sensing Applications  
will be realized by OPF image sensor  
with High saturation, High functional GS operation!**

## Acknowledgement

The authors would like to thank FUJIFILM Corporation for supplying organic film materials and technical supports.







# **105 x 65 mm<sup>2</sup> 391 Mpixel CMOS Image Sensor with >78 dB Dynamic Range for Airborne Mapping Applications**

Jan Bogaerts, Raf Lafaille, Marc Borremans, Jia Guo,  
Bart Ceulemans, Guy Meynants, Navid Sarhangnejad,  
Gavril Arsinte, Victor Statescu, Sonja van der Groen

*CMOSIS, AMS CIS Business Line*

## **ISSCC 2016**


# Outline

---

- Application background
- Sensor architecture
- Sensor timing diagram
- Signal readout path
- Noise, FWC and Dynamic Range
- Summary characteristics
- Example test images

# Mapping application

---




Higher sensor resolution: time & cost reduction

- higher flight altitude for same GSD\*
- better GSD for similar flight altitude


\*GSD = ground sampling distance

# Sensor architecture



Process technology:  
1P4M, FE 90nm / BE 65 nm  
Pixel pitch:  
3.9  $\mu\text{m}$   
Sensor size > reticle size  
→ 2D stitching


# Sensor architecture



Process technology:  
1P4M, FE 90nm / BE 65 nm  
Pixel pitch:  
3.9  $\mu\text{m}$   
Sensor size > reticle size  
→ 2D stitching

2 logic control blocks


# Sensor architecture



Process technology:  
1P4M, FE 90nm / BE 65 nm  
Pixel pitch:  
3.9  $\mu\text{m}$   
Sensor size > reticle size  
→ 2D stitching

Y address decoders & drivers

# Sensor architecture




Process technology:  
1P4M, FE 90nm / BE 65 nm

Pixel pitch:  
3.9  $\mu\text{m}$

Sensor size > reticle size  
→ 2D stitching

Global shutter control:  
uniformity better than 2.5  $\mu\text{s}$

# Sensor architecture



Process technology:  
1P4M, FE 90nm / BE 65 nm


Pixel pitch:  
3.9  $\mu\text{m}$

Sensor size > reticle size  
→ 2D stitching

Global shutter control:  
uniformity better than 2.5  $\mu\text{s}$



# Sensor architecture



Process technology:  
1P4M, FE 90nm / BE 65 nm

Pixel pitch:  
3.9 μm


Sensor size > reticle size  
→ 2D stitching

Global shutter control:  
uniformity better than 2.5 μs

Each side: 7.8 μm pitch  
PGA and 2x S&H banks  
column ADC  
SRAM & 12 output channels


# Sensor photograph

---




# Sensor photograph

---




# Sensor photograph

---



# Sensor timing diagram

**Frame rate specification: 1 fps**





**Pipelining of 3 processes**



**Ramp A-to-D converters with dual  
counters per column**

**Counter data written serially into SRAM**

# Sensor timing diagram




# Sensor timing diagram






# Signal readout path







# Signal readout path




# Signal readout path




# Signal readout path




# Noise, FWC and dynamic range




# Noise, FWC and dynamic range




# Noise, FWC and dynamic range



# Noise, FWC and dynamic range




# Noise, FWC and dynamic range





# Noise, FWC and dynamic range



# Summary characteristics

	This work		[1]
<b>Technology</b>	90 nm FE, 65 nm BE, 1P4M, 12 inch wafers		CCD
<b>Pixel size</b>	3.9 $\mu\text{m}$ pitch		5.6 $\mu\text{m}$ pitch
<b>Number of pixels</b>	Total	26456 (H) x 15072 (V)	17216 (H) x 14656 (V)
	Effective	26112 (H) x 15000 (V)	
<b>Frame rate</b>	1 fps		1 fps
<b>Clock input</b>	6-12 MHz		27 MHz
<b>Output data</b>	Type	24 effective data + 4 OB + 2 clock LVDS lanes @ 300 Mbps (DDR)	16 analog channels
	Total Rate	5.474 Gbps from effective pixels	
<b>Linear FWC</b>	31.5 Kelectrons @ PGA 1x and 1 % linearity		~ 31.3 Kelectrons (calc.)
<b>Temporal noise</b>	3.7 e- @ PGA 1x, 2 e- @ PGA 4x		14 e-
<b>Dynamic range</b>	> 78 dB @ PGA 1x, > 71 dB @ PGA 4x		67 dB
<b>FPN</b>	8.8 e- @ PGA 1x, short exposure time		
<b>PRNU</b>	1 % rms, stitch difference 0.5 %		
<b>QE</b>	75 % peak (mono, no CFA, with micro lens)		35-40 % peak (mono) (est.)
<b>Angular response</b>	> 80 % @ 18 °		
<b>Dark current</b>	95 e-/s @ 60 °C		
<b>Power consumption</b>	1750 mW @ 1 fps full resolution 14-bit		

# Summary characteristics

	This work		[1]
<b>Technology</b>	90 nm FE, 65 nm BE, 1P4M, 12 inch wafers		CCD
<b>Pixel size</b>	3.9 $\mu\text{m}$ pitch		5.6 $\mu\text{m}$ pitch
<b>Number of pixels</b>	Total	26456 (H) x 15072 (V)	17216 (H) x 14656 (V)
	Effective	26112 (H) x 15000 (V)	
<b>Frame rate</b>	1 fps		1 fps
<b>Clock input</b>	6-12 MHz		27 MHz
<b>Output data</b>	Type	24 effective data + 4 OB + 2 clock LVDS lanes @ 300 Mbps (DDR)	16 analog channels
	Total Rate	5.474 Gbps from effective pixels	
<b>Linear FWC</b>	31.5 Kelectrons @ PGA 1x and 1 % linearity		~ 31.3 Kelectrons (calc.)
<b>Temporal noise</b>	3.7 e- @ PGA 1x, 2 e- @ PGA 4x		14 e-
<b>Dynamic range</b>	> 78 dB @ PGA 1x, > 71 dB @ PGA 4x		67 dB
<b>FPN</b>	8.8 e- @ PGA 1x, short exposure time		
<b>PRNU</b>	1 % rms, stitch difference 0.5 %		
<b>QE</b>	75 % peak (mono, no CFA, with micro lens)		35-40 % peak (mono) (est.)
<b>Angular response</b>	> 80 % @ 18 °		
<b>Dark current</b>	95 e-/s @ 60 °C		
<b>Power consumption</b>	1750 mW @ 1 fps full resolution 14-bit		

# Summary characteristics

	This work		[1]
<b>Technology</b>	90 nm FE, 65 nm BE, 1P4M, 12 inch wafers		CCD
<b>Pixel size</b>	3.9 $\mu\text{m}$ pitch		5.6 $\mu\text{m}$ pitch
<b>Number of pixels</b>	Total	26456 (H) x 15072 (V)	17216 (H) x 14656 (V)
	Effective	26112 (H) x 15000 (V)	
<b>Frame rate</b>	1 fps		1 fps
<b>Clock input</b>	6-12 MHz		27 MHz
<b>Output data</b>	Type	24 effective data + 4 OB + 2 clock LVDS lanes @ 300 Mbps (DDR)	16 analog channels
	Total Rate	5.474 Gbps from effective pixels	
<b>Linear FWC</b>	31.5 Kelectrons @ PGA 1x and 1 % linearity		~ 31.3 Kelectrons (calc.)
<b>Temporal noise</b>	3.7 e- @ PGA 1x, 2 e- @ PGA 4x		14 e-
<b>Dynamic range</b>	> 78 dB @ PGA 1x, > 71 dB @ PGA 4x		67 dB
<b>FPN</b>	8.8 e- @ PGA 1x, short exposure time		
<b>PRNU</b>	1 % rms, stitch difference 0.5 %		
<b>QE</b>	75 % peak (mono, no CFA, with micro lens)		35-40 % peak (mono) (est.)
<b>Angular response</b>	> 80 % @ 18 °		
<b>Dark current</b>	95 e-/s @ 60 °C		
<b>Power consumption</b>	1750 mW @ 1 fps full resolution 14-bit		

# Summary characteristics

	This work		[1]
<b>Technology</b>	90 nm FE, 65 nm BE, 1P4M, 12 inch wafers		CCD
<b>Pixel size</b>	3.9 $\mu\text{m}$ pitch		5.6 $\mu\text{m}$ pitch
<b>Number of pixels</b>	Total	26456 (H) x 15072 (V)	17216 (H) x 14656 (V)
	Effective	26112 (H) x 15000 (V)	
<b>Frame rate</b>	1 fps		1 fps
<b>Clock input</b>	6-12 MHz		27 MHz
<b>Output data</b>	Type	24 effective data + 4 OB + 2 clock LVDS lanes @ 300 Mbps (DDR)	16 analog channels
	Total Rate	5.474 Gbps from effective pixels	
<b>Linear FWC</b>	31.5 Kelectrons @ PGA 1x and 1 % linearity		~ 31.3 Kelectrons (calc.)
<b>Temporal noise</b>	3.7 e- @ PGA 1x, 2 e- @ PGA 4x		14 e-
<b>Dynamic range</b>	> 78 dB @ PGA 1x, > 71 dB @ PGA 4x		67 dB
<b>FPN</b>	8.8 e- @ PGA 1x, short exposure time		
<b>PRNU</b>	1 % rms, stitch difference 0.5 %		
<b>QE</b>	75 % peak (mono, no CFA, with micro lens)		35-40 % peak (mono) (est.)
<b>Angular response</b>	> 80 % @ 18 °		
<b>Dark current</b>	95 e-/s @ 60 °C		
<b>Power consumption</b>	1750 mW @ 1 fps full resolution 14-bit		

# Summary characteristics

	This work		[1]
<b>Technology</b>	90 nm FE, 65 nm BE, 1P4M, 12 inch wafers		CCD
<b>Pixel size</b>	3.9 $\mu\text{m}$ pitch		5.6 $\mu\text{m}$ pitch
<b>Number of pixels</b>	Total	26456 (H) x 15072 (V)	17216 (H) x 14656 (V)
	Effective	26112 (H) x 15000 (V)	
<b>Frame rate</b>	1 fps		1 fps
<b>Clock input</b>	6-12 MHz		27 MHz
<b>Output data</b>	Type	24 effective data + 4 OB + 2 clock LVDS lanes @ 300 Mbps (DDR)	16 analog channels
	Total Rate	5.474 Gbps from effective pixels	
<b>Linear FWC</b>	31.5 Kelectrons @ PGA 1x and 1 % linearity		~ 31.3 Kelectrons (calc.)
<b>Temporal noise</b>	3.7 e- @ PGA 1x, 2 e- @ PGA 4x		14 e-
<b>Dynamic range</b>	> 78 dB @ PGA 1x, > 71 dB @ PGA 4x		67 dB
<b>FPN</b>	8.8 e- @ PGA 1x, short exposure time		
<b>PRNU</b>	1 % rms, stitch difference 0.5 %		
<b>QE</b>	75 % peak (mono, no CFA, with micro lens)		35-40 % peak (mono) (est.)
<b>Angular response</b>	> 80 % @ 18 °		
<b>Dark current</b>	95 e-/s @ 60 °C		
<b>Power consumption</b>	1750 mW @ 1 fps full resolution 14-bit		



# Example test flight 1

—  — flight direction → Altitude 1180 m → 5 cm GSD



# Example test flight 2

— ✈ — flight direction →

Altitude 700 m → 3 cm GSD





# Example test flight 2

—  — flight direction →


Altitude 700 m → 3 cm GSD



# Example test flight 2

—  — flight direction →

Altitude 700 m → 3 cm GSD






# Example test flight 2

—  — flight direction →

Altitude 700 m → 3 cm GSD



6.3: 105 x 65 mm<sup>2</sup> 391 Mpixel CMOS Image Sensor with >78 dB Dynamic Range for Airborne Mapping Applications

# Conclusions



---

- Large size, high resolution sensor using 2D stitching technology
- Highest pixel resolution sensor for aerial mapping: > 391 Mpixels
- Outperforms existing solutions:
  - Pitch: 3.9  $\mu\text{m}$
  - Linear FWC: 31.5 Ke-
  - Dark read noise: 3.7 e-
  - Linear DR: > 78 dB
  - QE: 75 % peak

# Q&A: 2D stitching technology

## Final sensor on wafer

### Reticle layout



# **An APS-H-Size 250Mpixel CMOS Image Sensor Using Column Single-Slope ADCs with Dual-Gain Amplifiers**

---

Hirofumi Totsuka, Toshiki Tsuboi, Takashi Muto,  
Daisuke Yoshida, Yasushi Matsuno, Masanobu Ohmura,  
Hidekazu Takahashi, Katsuhito Sakurai, Takeshi Ichikawa,  
Hiroshi Yuzurihara, and Shunsuke Inoue

Canon Inc.

# Outline

---

## □ Background

- Issues and Goal

## □ Technology

- Block Diagram
- Architecture of Column ADCs
- Circuit & Timing
- Compensation Process

## □ Results

- Linearity Errors
- Specifications
- Image

## □ Summary

# Outline

---

## ☐ Background

- Issues and Goal

## ☐ Technology

- Block Diagram
- Architecture of Column ADCs
- Circuit & Timing
- Compensation Process

## ☐ Results


- Linearity Errors
- Specifications
- Image

## ☐ Summary



# Background

- Demand for high-resolution sensors in various fields:
  - Specialized surveillance
  - Measuring instruments
  - Other industrial applications, etc.



[1] M. Iwane, IISW 2007

[2] R. Funatsu, ISSCC2015

[5] News Release, Canon Global in <http://www.canon.com/news/2010/aug24e.html>

[6] GMAX3005-GMAX series-Gpixel Inc. in <http://www.gpixelinc.com/en/index.php?s=b/42.html>

[7] J. Bosiers, IISW2015.

# Issues of High-Resolution Sensors

- ❑ Speed of signal readout, limited by the following
  - Vertical readout  
(pixels → column circuits)
  - **AD conversion**
  - Horizontal readout  
(memories → internal signal processor)
  - Data output from the sensor

**To ensure sufficient vertical readout period,  
speed-up of the AD conversion is essential.**

- ❑ **Power consumption**
  - Proportional to the number of columns

# Scope and Goals

## Scope

- ❑ Slope type ADC
  - Most popular architecture in commercialized CIS
- ❑ Approaches to speed-up the slope type ADC
  - Increase count clock frequency [3] → power increase
  - Use multiple slope signals [4] → severe quality control of the signals
  - etc.

## Goals

[3] T. Toyama, ISSCC2011

[4] M.F. Snoeji, ISSCC2007

- ❑ Develop a high-resolution sensor
- ❑ Column ADC suitable for high-resolution sensors
  - Fast AD conversion speed
  - Low power consumption

# Outline

---

## □ Background

- Issues and Goal

## □ Technology


- Block Diagram
- Architecture of SSDG-ADCs
- Circuit & Timing
- Compensation Process

## □ Results

- Linearity Errors
- Specifications
- Image


## □ Summary

# Block Diagram



# Single Slope ADC with Dual-Gain Amp

- ❑ Dual-gain amplifier ( $G_{\text{amp}}=1x, 4x$ )
- ❑ Limiting circuit
  - Compare  $V_{\text{ampo}}$  & the threshold ( $L_{\text{th}}$ )
  - Control  $G_{\text{amp}}$
- ❑ SSDG-ADC





# Concept of SSDG-ADC

12b-ADC

Low Light Level

High Light Level



Signal level  $< L_{th} (\approx R_{pix}/4)$

Signal level  $> L_{th} (\approx R_{pix}/4)$

$G_{amp}$  4x

1x

Digital gain 1x


4x

$R_{pix}$ ; Signal range of the pixel  
 $L_{th} = \sim 1/4 \times R_{pix}$ ,  $\sim 1,000$  [LSB]

# SSDG-ADC vs. SS-ADC

- ❑ ~4x faster AD conversion speed
- ❑ Wider dynamic range


$$\text{Dynamic Range} = \frac{(\text{input referred}) \text{ Dark RN}}{\text{Signal Range @ Pixel}}$$






# Amplifier & Limiting Circuit

- ❑ The threshold  $L_{th} = V_{jdg} + V_{gs\_M2}$
- ❑ Clipping  $V_{ampo}$  for avoiding the amp's saturation
- ❑ Negligible power increase due to the limiting circuit




# Timing Diagram




# Post Signal Process

- ❑ Correlated Double Sampling (CDS);  $(S-AD) - (N-AD)$
- ❑ High-light result is multiplied by 4

@ Signal Processor



Output  
Code



# Linearity Errors

Linearity Errors (DNL at  $L_{th}$ ) may occur.


□ Gain and offset deviations at the amplifiers

If the errors are visible,



Compensation process


- Data acquisition
- Coefficients calculation
- Compensation for the errors



# Compensation Process (1)

## □ Data acquisition

- Measure two known levels ( $A_L$  &  $A_H$ ) with two  $G_{amp}$  (1x & 4x)
- Get 4 results ( $B_{L1}, B_{H1}, B_{L4}$  &  $B_{H4}$ ) in each column



# Compensation process (2)

## □ Coefficients calculation



- Gain coefficient  $\alpha$

$$\alpha = \frac{B_{H4} - B_{L4}}{4 \times (B_{H1} - B_{L1})}$$


- Offset coefficient  $\beta$

$$\beta = B_{L4} - 4 \times B_{L1} \times \alpha$$

Upper Column block




Lower Column block




# Compensation Process (3)

- Compensate high-light results for the linearity errors by  $4 \times (S\_AD - N\_AD) \times \alpha + \beta$

@ Signal Processor



Output  
Code



# Outline

---

## □ Background

- Issues and Goal

## □ Technology

- Block Diagram
- Architecture of Column ADCs
- Circuit & Timing
- Compensation Process

## □ Results


- **Linearity Errors**
- **Specifications**
- **Image**

## □ Summary



# Input/Output Characteristics


@ 9800<sup>th</sup> column



# Measured Linearity Errors

□ Without Compensation


12b-ADC




# Measured Linearity Errors

## Without Compensation

12b-ADC




## With Compensation





# Compensation Effect


Without  
the compensation



With  
the compensation



# Why the colors changed?



# Effect of faster AD conversion speed

## □ Improvement in AD-resolution and frame rate

@ 250M pixel readout

- Frame rate = 5fps

	SS	SSDG
AD resolution	10-b	12-b

- AD resolution = 12-b

	SS	SSDG
Frame rate	3.8 fps	5.0 fps

# Specifications

Process		0.13 $\mu\text{m}$ 1P4M CMOS
Power supply		3.3 V / 1.2 V
Die size		32.84 mm x 25.84 mm
Number of pixels	Total	19,712(H) x 12,752(V) =251.4M pixels
	Valid	19,568(H) x 12,588(V) =246.3M pixels
Pixel size		1.5 $\mu\text{m}$ x 1.5 $\mu\text{m}$
Maximum frame rate	Full pixel	5 fps
	8K4K※	24 fps
	4K2K※	48 fps
Frequency of ADC count clock		810M Hz

※Cropped


# Characteristics

@ 250M pixel readout, 5fps

Conversion Mode	SS-ADC	SSDG-ADC
Power consumption @Full pixels	1.97 W (Pixel: ~40%, Comparator: ~30%, Amplifier: ~15%, Others: ~15%)	
Sensitivity	4,100 e <sup>-</sup> /lx/sec	
Full Well Capacity	7,550 e <sup>-</sup>	
Dark Current	7 e <sup>-</sup> /sec @60 °C	
Conversion Gain	91 $\mu$ V/e <sup>-</sup>	
ADC resolution	10-b	12-b
Dark Random noise	7.1 e <sup>-</sup> <sub>rms</sub>	3.5 e <sup>-</sup> <sub>rms</sub>
Dynamic range	60.5 dB	66.7 dB




# Reproduced Image



~15x digital zoom

# Chip Microphotograph



# Outline

---

- Background
  - Issues and Goal
- Technology
  - Block Diagram
  - Architecture of Column ADCs
  - Circuit & Timing
  - Compensation Process
- Results
  - Linearity Errors
  - Specifications
  - Image
- **Summary**



# Summary

- ❑ A 250M pixel sensor was developed.
- ❑ SSDG-ADC realized the following:
  - In comparison with SS-ADC,
  - ~4x faster AD conversion speed
  - Negligible power increase vs. SS-ADC with the amplifiers  
(or 15% power increase vs. SS-ADC without the amplifiers)
  - 6dB wider dynamic range (@ 5fps, full pixel read-out)
- ❑ The compensation process suppressed the linearity errors due to SSDG within insignificant level ( $\sim \pm 5\text{LSB}$ ).

---

**Thank you very much  
for your kind attention.**

# A 64×64-Pixel Digital Silicon Photomultiplier Direct ToF Sensor with 100MPhotons/s/pixel Background Rejection and Imaging/Altimeter Mode with 0.14% Precision up to 6km for Spacecraft Navigation and Landing

M. Perenzoni, D. Perenzoni, and D. Stoppa






Monday, February 1<sup>st</sup> – Session 6: **Image Sensors**

Session Chair: *Jun Deguchi, David Stoppa*

# Landing in Space

- Apollo 11 mission on the Moon
- Mars Space Laboratory on Mars
- Rosetta mission on comet 67P/C-G



# Outline


- The problem
  - Long-range and robust 3D ranging/imaging
- The solution
  - Smart pixel based on d-SiPM
- The results
  - Characterization and 3D images



# Outline

- **The problem**
  - **Long-range and robust 3D ranging/imaging**
- The solution
  - Smart pixel based on d-SiPM
- The results
  - Characterization and 3D images


# The problem: long-range



- Mode: 100m-6km 30m-300m
- Max ToF: 40 $\mu$ s 2 $\mu$ s
- Precision: 1m (6.6ns) 10cm (660ps)

**Wide DR and long light time-of-flight**


# The problem: background



- With targeted pixel size and FF:
    - 100 Mph/s (detected)
- 5nm filter*  
*Albedo <0.4*  
*Sun angle 30°*

**High Background Rejection**

# The problem: speed




Spacecraft  
speed:  
 $0.1 \text{ m/s} - 1.5 \text{ m/s}$

- No artifacts within 1 pixel
    - Fast image acquisition  $< 2 \text{ ms}$
    - Low frame rate  $\approx 2 \text{ fps}$
- } *Enabling post-processing*

**Short Acquisition Time**

# Ranging Techniques




**Challenge: single-photon  
detectors are bg sensitive and noisy**

# Outline

- The problem
  - Long-range and robust 3D ranging/imaging
- **The solution**
  - **Smart pixel based on d-SiPM**
- The results
  - Characterization and 3D images

# Single-Photon Avalanche Diodes

- SPAD operation
  - Avalanche
    - Triggered by
      - Photons
      - Noise (dark counts)
  - Quenching
  - Recharge




# Pile-up and Strong Flux

- **SPAD** → deadtime
- **Stopwatch** → memory




$$N_{floor0} = N_a T_{BIN} (DCR + f_{bg})$$

$$N_{floor}(t) \approx N_{floor0} \cdot e^{-(DCR + f_{bg})t}$$



**No pile-up**  
**(low event rate)**




**Pile-up**  
**(high event rate)**




# Previous Solutions Limitations

- **Single SPAD + TDC** [Veerappan, ISSCC 2011]
  - Compact pixel (but low FF) 😊
  - First event (dark, bg, echo...): TDC timestamp 😞



- **Multiple SPAD + TDC** [Niclass, JSSC 2014]
  - First relevant event captured 😊
  - Few pixels, imaging through scanning 😞

# Pixel Schematic



**Digital SiPM**

Smaller deadtime

**Triggering Logic**


Identify echo

**Counter & TDC**

Timestamp  
and count


# 8-SPAD Digital SiPM

- Passive quenching
- Feedback-based monostable
- OR-tree: NAND-NOR combination




# Smart Triggering Logic

- Immediate trigger out (to TDC)
- Validate or restart




# Counter and TDC

- 4-bit ripple counter
- Ring oscillator/clock TDC: dual operation





**Fast mode:**  
R-O plus  
CK counter  
(LSB $\approx$ 250ps)





**Slow mode:**  
chained CK  
Counter  
(LSB $\approx$ 10ns)



# Detailed Operation



# Detailed Operation




# Detailed Operation






# Chip Architecture




- 60- $\mu\text{m}$  pitch
- 26.5% FF
- 16-bit TDC
  - LSB 250ps
  - PLL-locked
- 4-bit CNT



# Chip Micrograph


- 150nm CMOS
- $4.4 \times 4.4 \text{ mm}^2$
- $P_{\text{el}} = 47.7 \text{ mW}$
- $P_{\text{SPAD}} = 45.8 \text{ mW}$
- 1920 fps



# Outline


- The problem
  - Long-range and robust 3D ranging/imaging
- The solution
  - Smart pixel based on d-SiPM
- **The results**
  - **Characterization and 3D images**

# SPAD Characterization




- SPAD
  - P+/N-
  - $11 \times 11 \mu\text{m}^2$
- DCR Monitors
  - 8 SPAD/pix
  - 64 pix
- Median DCR
  - 6.8kHz@3V

# Timing Resolution




- Conditions:
  - 70-ps Laser (attenuated)
  - 5000 frames
  - Single pixel
  - 250-ps LSB

# Distance (Time) Sweep



- Conditions:
  - 70-ps Laser (attenuated)
  - Sweep delay
  - 13x13 pixels
  - Pulse centroid
  - $T_{CK} = 40\text{ns}$ 
    - LSB: 250ps


# Distance (Time) Linearity



- Conditions:
  - 70-ps Laser (attenuated)
  - Sweep delay
  - 13x13 pixels
  - Pulse centroid
  - $T_{CK} = 40\text{ns}$ 
    - LSB: 250ps



# Pile-up With Smart Trigger





- Strong background/DCR is rejected
- Smaller laser peaks




# Real Conditions: Range Emulation


- Test vehicle conditions:
  - Laser:  $P_{pk}=7.5\text{kW}$
  - 50% albedo
  - 2x2 sensors
  - $F\#=0.8$
- 250-pts acq




# How a 250-pts Histo Looks Like?




# Imaging, no BG




# Imaging, BG




# Altimeter, no BG



# Altimeter, BG



# Short-Range 3D Imaging (2ph)



# Conclusions

- We developed
  - Imager with d-SiPM based pixel
  - Per-pixel multiple photon time correlation
  - Improved dark/BG counts rejection
- Future developments
  - Imaging altimeter breadboard
  - Irradiation tests
  - Larger sensor



# Thank you!



**DS1**


# **A 1280×720 single photon detecting image sensor with 100dB dynamic range using a sensitivity boosting technique**

M. Mori, Y. Sakata, M. Usuda, S. Yamahira,  
S. Kasuga, Y. Hirose, Y. Kato, T. Tanaka

Panasonic Corporation, Japan

# Motivation


Clear digital imaging toward human eyes




# Challenge to Single-Photon Detection

Multiplying photoelectrons before readout

## Conventional PD




## This work




## Issue

APD insertion and isolating Tr.-region from high-voltage

# APD Insertion & Isolating Tr.-region




APD




$$E_{\text{critical}} = 42 \text{ MV/m}$$


# APD Insertion & Isolating Tr.-region



# APD Insertion & Isolating Tr.-region




# APD Insertion & Isolating Tr.-region







# Chip Architecture

## 4-Tr. configuration + external Voltage IC



# Chip Architecture

## 4-Tr. configuration + external Voltage IC





# Fabricated Sensor Device


Pixel size:  $3.8\mu\text{m}$ , 110nm CMOS with 1Poly 4Metal

## Cross-sectional SEM image


### Chip Photo



# Prevent punch-through breakdown




# Dark Current, Multiplication, DCR



# Dark current, Multiplication, DCR


Low DCR 0.1cps at high multiplication factor of  $10^5$




# Signal Output at APD/PD Mode

Output of saturation level by high multiplication ratio


## Pixel circuit



## PD mode




## APD mode



# Reproduced Images

Dynamic Range 100dB by switching APD/PD mode





# Summary

---

An APD/PD switchable CMOS image sensor is realized.

## Achievements

- APD natural color imaging: 0.01lux
- Wide dynamic range: 100dB
- Number of pixels: 1280x720 , Pixel-size: 3.8 $\mu$ m

## Expected

Real-time imaging in both dark and bright to open up new applications

Surveillance cameras, Car-mounted cameras, ..

# A $1.2e^-$ Temporal Noise 3D-Stacked CMOS Image Sensor with Comparator-Based Multiple-Sampling PGA

Kei Shiraishi, Yasuhiro Shinozuka, Tomonori Yamashita,  
Kazuhide Sugiura, Naoto Watanabe, Ryuta Okamoto,  
Tatsuji Ashitani, Masanori Furuta and Tetsuro Itakura

Toshiba Corporation, Kawasaki, Japan




# Outline


- **Background**
- **Proposed readout circuits**
- **Measurement results**
- **Summary**

# Background

- **Background:**
  - Rapid development of smart phones
- **Target:**
  - Low-noise
  - High power-efficiency
- **Approach:**
  - High performance readout circuits
  - 3D-stacking
    - Larger area for readout
    - Keeping footprint small



# Key Technologies



## 1. Low-noise and Power-efficient PGA

- Comparator-based switched-capacitor (CBSC)
- Multiple-sampling (MS)


## 2. Low-power SS-ADC

- Look-ahead (LA) scheme


## 3. High-speed readout

- Pipelined operation of PGA & ADC

# PGA Architecture




## OTA-based PGA



- ☹️ PGA gain sensitive to OTA gain  
→ Larger power for gain accuracy

## Comparator-based PGA





[5] J-K. Fiorenza, *et al.*, JSSC 2006

- 😊 OTA-less architecture  
→ Low power
- ☹️ Large offset voltage due to decision delay  
→ Cancelled with digital CDS

**Comparator-based PGA is suitable for low power CIS**

# Conv. CBSC-PGA<sup>[5]</sup>



$$A_{v,conv} = \frac{(C_1 + C_2 + C_p) / I_B}{C_1 / I_B}$$

- **PGA gain is sensitive to  $C_p$** 
  - PGA gain inaccuracy
  - Variation of  $C_p \rightarrow$  **Column gain mismatch**



The schematic diagram illustrates a 1T1C differential signal path. It features two input nodes, RST1 and RST2, each connected to a capacitor  $C_p$ . A red node, labeled  $V_{FB}$ , is connected to the output of a differential amplifier (labeled CMP) and the gate of a PMOS transistor. A blue node, labeled  $V_{SIG}$ , is connected to the gate of an NMOS transistor. Both PMOS and NMOS transistors are connected to a common source node, which is connected to ground through a current source  $I_B$ . The output of the differential amplifier is connected to the gates of the PMOS and NMOS transistors. The output of the NMOS transistor is connected to the gate of a PMOS transistor, which is connected to the output of the differential amplifier. The output of the PMOS transistor is connected to the gate of an NMOS transistor, which is connected to the output of the differential amplifier. The output of the differential amplifier is connected to the gates of the PMOS and NMOS transistors.

$$\mathbf{A}_{v,prop} \approx \frac{(\mathbf{C} + \mathbf{C}_p)/T_B}{(\mathbf{C} + \mathbf{C}_p)/T_B} = 1$$

- **Two identical charge pumps**
  - $C_p$  affects 2 charge pumps equally
    - ⇒ **Cancel gain error and mismatch**




# Multiple-Sampling Operation





**After M times sampling**

- Signal:  $M \times$
- Noise:  $\sqrt{M} \times$
- SNR:  $\sqrt{M} \times$

$$C_1 = C_2, I_{B1} = I_{B2}$$




# Multiple-Sampling Operation





**After M times sampling**

- Signal:  $M \times$
- Noise:  $\sqrt{M} \times$
- SNR:  $\sqrt{M} \times$
- $I_B$  mismatch cancel






# Power/Clock Gated ADC



- Power-hungry blocks in SS-ADC



- S-CMP → Power-gating
- Counter → CLK-gating

# Look-Ahead SS-ADC




- LA-scheme to predict input signal  
 $\Rightarrow$  50% power reduction of column ADC

# Readout Circuit Operation




**Pipelined operation of  
PGA & ADC  
→ High-speed readout**




# Chip Photos and Cross-Section


## Top chip (65nm CIS process)



## Bottom chip (65nm CMOS process)



## Cross-section




\* 1Mpixel out of full 8Mpixel are selected with analog MUX

# Sample Image at 16× Sampling



\* 8 frames are synthesized to obtain 8Mpixel image

# Measured Temporal Noise



\* Measured with  
1Mpixel

- Temporal noise
  - Effectively reduced by # sampling
- 1.2e- with high frame rate (20fps)



# Performance Summary

Process	Top Chip	65nm CIS	
	Bottom Chip	65nm CMOS	
Supply voltage	Analog	2.5V	
	PLL/IO	1.8V	
	Digital	1.2V	
# of pixels	Full resolution	8M	
	1-frame	1M	
Pixel pitch		1.12μm	
Number of sampling		16	32
Total power [mW]		81	104
Frame rate [fps]		24	20
Temporal noise [e-]		1.6	1.2

# Summary

- **A 3D-stacked CMOS image sensor for mobile application**
- **Multiple-sampling technique**  
→ **1.2e<sup>-</sup> temporal noise @32× sampling**
- **An SS-ADC with look-ahead scheme**  
→ **50% power reduction of column ADC**
- **Pipelined operation of PGA and ADC**  
→ **20fps @32× sampling**

**Thank you for your attention.**

**We have the demonstration session today  
in the Golden Gate Hall.**

# References

- [1] Y. Chae, *et al.*, “A 2.1Mpixel 120frame/s CMOS Image Sensor with Column-Parallel  $\Delta\Sigma$  ADC Architecture,” *ISSCC Dig. Tech. Papers*, pp. 394-395, Feb. 2010.
- [2] J-H. Kim, *et al.*, “A 14b Extended Counting ADC Implemented in a 24MPixel APS-C CMOS Image Sensor,” *ISSCC Dig. Tech. Papers*, pp. 390-391, Feb. 2010.
- [3] M-W. Seo, *et al.*, “A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC”, *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 272-283, Jan. 2012.
- [4] A. Suzuki, *et al.*, “A 1/1.7-inch 20Mpixel Back-Illuminated Stacked CMOS Image Sensor for New Imaging Applications,” *ISSCC Dig. Tech. Papers*, pp. 110-111, Feb. 2015.
- [5] J. K. Fiorenza, *et al.*, “Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies,” *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2658-2668, Dec. 2006.

# **A 1.5V 33Mpixel 3D-Stacked CMOS Image Sensor with Negative Substrate Bias**

**Charles Chih-Min Liu, Manoj M. Mhala, Chin-Hao Chang,  
Honyih Tu, Po-Sheng Chou, Calvin Chao, Fu-Lung Hsueh**


**TSMC, Hsinchu, Taiwan**

# Outline


- **Motivation**
  - 3D-Stacking & Computational Imaging
- **3D-Connection under Pixel Array**
  - Stitching by unit & Negative Pixel Substrate Bias
- **Digital-Oriented CIS Architecture**
  - Low Power, Noise, Pin Count, & Supply Voltage
- **Circuit Blocks & Features**
- **Performance Summary & Conclusions**

# Motivation

3D stacking separates pixel array and peripheral circuits: ←




**Q:** How to fully utilize 3D stacking advantages ?




**Q:** How to integrate sensor readout circuit with digital image processor to achieve much powerful applications ?



**(Target on Advanced CMOS Technology inc. FinFET for fast computation and portable low power)**




# I/O & Core Device Voltage Trend




Technology Node	180nm	130nm	90nm	65nm	40nm	28nm	16nm
I/O VDD (V)	3.3	3.3	3.3	2.5	2.5	2.5	1.8
Core VDD (V)	1.8	1.2	1.2	1.2	1.1	0.85	0.8



# 3D-Connection under Pixel Array (Right side)



ASIC wafer




ASIC wafer

Common Advantage: Separate Pixel & Circuits development

Special Advantages: Save the TSV through hole area

Realize seamless pixel array stitching

# Combined Display units and Sensor units




System level stitched display and sensor have gaps between units.

3D-connection under pixel array is key technology to be seamless.


[http://wfirst.gsfc.nasa.gov/science/astro2010\\_rfi/Astro2010\\_MPF\\_RFI.pdf](http://wfirst.gsfc.nasa.gov/science/astro2010_rfi/Astro2010_MPF_RFI.pdf)

# All circuits under Pixel Array







# 33mp Seamless Readout by 8.3mp units



**1P4M PIXEL wafer**




**1P5M Logic wafer**



**8.3mp (unit 1ch)**

**~4k2k**



**33mp (4ch)**

**~8k4k**

**(seamless)**




**133mp (16ch)**

**~16k8k (seamless)**

**same frame rate  
low driving power  
circuit reusable**


**3D connection pitch**



**River routing method**


# Negative Pixel Substrate Bias

Another 3D CIS Advantage:  
Separate Circuit & Pixel substrates



Circuit sub=0V


Pixel sub= -1.3V



Use Negative Pixel Substrate and shift related pixel voltage equally:


1. Only non-ideal current bias may induce linearity loss
2.  $V_{pix}$  to 1.5v saves 46% power

# Digital-Oriented CIS Architecture



Analog Gamma and Linearity correction

# Linearity Calibration by Multi-Slope



# Analog Gamma Adjusted by Multi-Slope

Single-Slope




Multi-Slope






# Comparator tuning for Noise & Power

Input referred Noise ( $\mu\text{V}$ )



Unit Comparator Power ( $\mu\text{W}$ )




Gain	CF ( $\mu\text{V}/\text{DN}$ )
1.00	169.49
2.00	87.72
4.00	44.05

**Cx :** Comparator gm Strength ( $x=1,2,3$ )

**\_B0 :** minimum Load Capacitor for comparator


**\_BF :** Maximum Load Capacitor for comparator

# Hybrid Counter Building Blocks




# Dual Edge 5-bit Gray Code Counter

G4	G3	G2	G1	G0	DN
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	1	2
0	0	0	1	0	3
0	0	1	1	0	4
0	0	1	1	1	5
0	0	1	0	1	6
0	0	1	0	0	7
0	1	1	0	0	8
0	1	1	0	1	9
0	1	1	1	1	10
0	1	1	1	0	11
0	1	0	1	0	12
0	1	0	1	1	13
0	1	0	0	1	14
0	1	0	0	0	15
1	1	0	0	0	16
1	1	0	0	1	17
1	1	0	1	1	18
1	1	0	1	0	19
1	1	1	1	0	20
1	1	1	1	1	21
1	1	1	0	1	22
1	1	1	0	0	23
1	0	1	0	0	24
1	0	1	0	1	25
1	0	1	1	1	26
1	0	1	1	0	27
1	0	0	1	0	28
1	0	0	1	1	29
1	0	0	0	1	30
1	0	0	0	0	31




# Interface issue between Gray & Binary




# Counter/Comparator input Random Noise

## Counter-in RN Histogram




## Comparator-in RN Histogram




# Source Follower included Random Noise

## Random Noise (RN) Histogram



# CE-Transmitter integrated in All-Digital PLL

CE:  
Clock pin  
Embedded  
into data pin




# Specification & Performance comparison

	8Mpixel comparison		This Work			Larger Mpixel comparison	
	[3]	[4]	Prototype (2D)	unit (3D)	whole chip (3D)	[5]	[6]
Pixel count	8 mp	8.08 mp	8.28 mp	8.28 mp	33 mp	20 mp	133 mp
Technology	90nm 1p4m 2D	65nm 1P7M 3D TSV	65nm 1P5M 2D	65nm 1P5M 3D connection under array		65nm 1P7M 3D TSV	0.18um 1P4M 2D
Image size	1/3.2 inch	1/4 inch	1/4 inch	1/4 inch	1/2 inch	1/1.7 inch	1.7 inch
resolution (full frame)	N/A	3280 x 2464	3296 x 2512	3296 x 2512	6592 x 5024	5256 x 3934	15488 x 8776
Supply Voltage	N/A	2.7 V / 1.05 V	2.8 V / 1.2 V	1.5 V (up to 2.8 V) / 1.2 V		2.9 V/1.8 V/1.1 V	3.3 V / 1.8 V
ADC architecture	Pseudo Multiple Sampling	Single Slope	Single Slope, Single-Ended			Single Slope, Multiple Sampling	32-shared SAR ADC x 484
ADC resolution	10 bit	10 bit	12 bit			12 bit	12 bit
Readout ckt. Random Noise	134 uVrms (M=16)	139 uVrms (18dB Again)	83.4 uVrms (1x Again)	82.35 uVrms (1x Again)		99.6 uVrms (27dB, M=2)	281.6 uVrms (3x PGA gain)
Frame rate (full frame)	15 fps	30 fps	15 / 7.5 fps*	15 / 7.5 fps*		30 fps	60 fps
Data rate (full frame)	130 MHz parallel	750 Mbps serial 4 lane + clk lane	896/448 Mbps* serial 2 lane + clk lane	2.5/1.25 Gbps* serial 1 lane clk-embedded	2.5/1.25 Gbps* serial 4 lane clk-embedded	2.3 Gbps serial 8 lane clk-embedded	1.15 Gbps 112 lane + clk lane
Power (full frame)	280 mW	185 mW	52mW	45 mW	180 mW	532 mW	11000 mW
Array-to-Chip area ratio (%)	44.8 %	64.2 %	30 %	82.5 %		67.8 %	43.9 %


\* Note: Subject to FPGA receiver development & PCB signal integrity status, all measured data operate at half speed for better stability.




# Chip Photograph with 68-pin CLCC package



2D, 8.3Mpixel



3D, 33Mpixel




||

17-pin/unit

Total 17 x 4 = 68-pin



# System Environment



Both use same sensor circuits except TX & MOM cap

2D BSI (8.3mp)

3D stacked (33Mp)




MIPI CSI-2 like  
(1clk+2data lane)

TI DeSerializer

HDMI cable  
includes all  
4 lanes + Pwr + I2C


Parallel  
Single-to-Diff

MIPI CIS-3 like (8b10b)  
Clock Embedded  
4 lanes for 4 channels



# 33Mpixel Image (@ $V_{pix}/PixSub/TXL=1.5/-1.3/-2v$ )

Bond wire shadow at 4 corners of 33 Mpixel image.



No discrepancy at unit boundary only by process uniformity

# Conclusions

By **3D-connection under pixel array & river routing**, we put all circuits under array and realize scalable unit array stitch.

By **negative pixel substrate bias & customized MOM cap**,  
We can use the most advanced low voltage digital process to integrate computational imaging applications.

To accommodate the advanced digital process, we design by **Digital-Oriented CIS architecture**: a compact ADPLL + CE-TX, **inverter based** comparator, Native nmos sink, hybrid counter, **multi-slope** ramp to calibrate linearity & analog gamma, for a low pin#, low voltage/power, low noise, & small area unit.



# A 1.1 $\mu$ m 33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters

---

Toshiki Arai<sup>1</sup>, Toshio Yasue<sup>1</sup>, Kazuya Kitamura<sup>1</sup>, Hiroshi Shimamoto<sup>1</sup>,  
Tomohiko Kosugi<sup>2</sup>, Sungwook Jun<sup>2</sup>, Satoshi Aoyama<sup>2</sup>,  
Ming-Chieh Hsu<sup>3</sup>, Yuichiro Yamashita<sup>3</sup>, Hirofumi Sumi<sup>3</sup>,  
and Shoji Kawahito<sup>2,4</sup>

<sup>1</sup> NHK Science & Technology Research Laboratories, Tokyo, Japan

<sup>2</sup> Brookman Technology Inc., Hamamatsu, Japan

<sup>3</sup> Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, Taiwan

<sup>4</sup> Shizuoka University, Hamamatsu, Japan

# Outline

---

## 1. Overview

- 8K Super Hi-Vision
- Goal in this work

## 2. Architecture of the BSI 3D-stacked image sensor

- Features
- Interconnection technology
- ADC architecture

## 3. Measurement

- Specifications
- Performance comparison


## 4. Summary

# 8K Super Hi-Vision (SHV)


## ■ Next generation ultra-high definition TV system

HDTV (2Mpixel)

8KSHV (33Mpixel)



4320



HDTV: High definition television

- Sense of being there
- Sensation of realness

## ■ 8K broadcasting will start by 2018 in Japan

6.9: A 1.1 $\mu\text{m}$  33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters

# Video parameters of 8K Super Hi-Vision

■ Underlined high-end values are for “Full-spec SHV”


	ITU-R BT.2020 (Excerpt)
Pixel number (H×V)	<u>7680×4320</u> , 3840×2160
Frame frequency	<u>120 Hz</u> , 100 Hz, 60 Hz, ...
Scan mode	<u>Progressive</u>
Colorimetry	<u>Wide color gamut</u>
Bit depth	<u>12 bit</u> , 10 bit

Standardized in Rec. ITU-R BT. 2020, SMPTE ST 2036-1,  
and ARIB STD-B56



# Our previous work

- First developed a **33Mpixel 120fps** CMOS image sensor with a **12-bit** column-parallel 2-stage (first 4 bits, second 8 bits) cyclic analog-to-digital converter (ADC)




K. Kitamura, et al.,  
IEEE Trans. Elec. Dev., p. 3426 (2012)



- 8K SHV prototype camera with 3 CMOS sensors for “Full-spec SHV”

# Goal in this work

- **Small** 8K SHV camera with 3 CMOS sensors




Super 35 mm (1.7 inch)

**Small**

- High frame rate
- High sensitivity for small pixels
- Deep depth of field

# Recent CIS technology trend

## ■ Backside illuminated (BSI) 3D-stacked CMOS image sensors



S. Sukegawa, et al., ISSCC, p. 484 (2013)

- A BSI pixel wafer and an ASIC wafer are stacked with peripheral connection


# Task and tackle of 3D-stacked CIS

## ■ Task



- × Conventional 3D-stacked CIS uses peripheral connection by Through-Silicon Via (TSV)

## ■ Challenge

- 3D-stacked CIS uses **interconnection technology** without TSV



Peripheral connection



interconnection

# Contents

---

## ■ This presentation

- Development of a  $1.1\mu\text{m}$  33Mpixel 240fps BSI 3D-stacked CMOS image sensor

## ■ Key technologies

- Interconnection technology
- 12-bit 3-stage cyclic-based ADC

# Outline

---

## 1. Overview

- 8K Super Hi-Vision
- Goal in this work

## 2. Architecture of the BSI 3D-stacked image sensor

- Features
- Interconnection technology
- ADC architecture


## 3. Measurement

- Specifications
- Performance comparison

## 4. Summary

# Features of the BSI 3D-stacked CIS


- Pixel count for full-spec SHV (33 Mpixel, 1.1  $\mu\text{m}$  sq.)
- 12-bit 3-stage cyclic based ADC (Cyclic-Cyclic-SAR)
- BSI 3D stack (4.4- $\mu\text{m}$ -pitch interconnection)



6.9: A 1.1 $\mu\text{m}$  33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters

# Features of the BSI 3D-stacked CIS

- Pixel count for full-spec SHV (33 Mpixel,  $1.1\ \mu\text{m}$  sq.)
- 12-bit 3-stage cyclic based ADC (Cyclic-Cyclic-SAR)
- BSI 3D stack ( $4.4\text{-}\mu\text{m}$ -pitch interconnection)




6.9: A  $1.1\ \mu\text{m}$  33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters



# Features of the BSI 3D-stacked CIS

- Pixel count for full-spec SHV (33 Mpixel,  $1.1\ \mu\text{m}$  sq.)
- 12-bit 3-stage cyclic based ADC (Cyclic-Cyclic-SAR)
- BSI 3D stack ( $4.4\text{-}\mu\text{m}$ -pitch interconnection)



6.9: A  $1.1\ \mu\text{m}$  33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters

# Outline

---

## 1. Overview

- 8K Super Hi-Vision
- Goal in this work

## 2. Architecture of the BSI 3D-stacked image sensor

- Features
- Interconnection technology
- ADC architecture


## 3. Measurement

- Specifications
- Performance comparison

## 4. Summary

# Interconnection


- The pixel wafer and the ASIC wafer are stacked face-to-face
- Both wafers are internally connected without TSV



- Metal and insulator layers are connected, respectively
- The wafers are independently tuned for each process

# Placement of pixels, ADCs and interconnections


- 4(H)x4,368(V) pixels and 4 CDS/ADCs are overlaid in the column



6.9: A 1.1 $\mu$ m 33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters


# Horizontal pitch of column

- The horizontal column pitch is  $4.4\text{ }\mu\text{m}$  with 4 pixels
- In total 1,932 columns and 7,728 pixels are placed



# Block diagram of pixels and ADCs in column


- 4x4 pixel units repeat along the column
- 4 CDS/ADC units are placed in the column



# Block diagram of interconnections

- Pixels and ADCs are connected by interconnections in the column

4 pixels



# Outline

---

## 1. Overview

- 8K Super Hi-Vision
- Goal in this work

## 2. Architecture of the BSI 3D-stacked image sensor

- Features
- Interconnection technology
- **ADC architecture**

## 3. Measurement

- Specifications
- Performance comparison

## 4. Summary




# 3-stage cyclic-based ADC

■ 3-stage pipelined operation enables conversion time period of  $0.92\ \mu\text{s}$  which achieves 240 fps


● The 3-stage ADC

Conversion time period:  $0.92\ \mu\text{s}$



# Architecture of the 12-bit cyclic-cyclic-SAR ADC

The ADC is composed of a first single-ended cyclic ADC, a second single-ended cyclic ADC, and a third SAR ADC




# Reasons of ADC type selection

- A Cyclic ADC is suitable for pipelined operation and middle layout area
- A SAR ADC is suitable to save power consumption

Type	Cyclic	SAR
Pipelined operation	○	×
Area	△ (Middle layout area)	△ (Large numbers of bits are difficult)
Power consumption	△ (Needs amplifier)	○ (Without amplifier)
Stage	First and second	Third (Small layout area for 3 bits)

# Timing diagram of pipelined operation

- 3-stage pipelined operation effectively reduces conversion time period to  $0.92 \mu\text{s}$




R: Reset phase    A: Amplification phase

S: Sample phase    F: Feedback phase    W: Waiting phase

A!F


# Layout area in cyclic ADC

- 3D-stack and interconnection technology enables to place an arrayed ADCs, and reduces layout area
- The width of the power supply wiring is reduced




# Reduction of layout area in SAR ADC

- Capacitor layout area of  $4C$  is reduced by adding reference voltage  $V_{RC}$



Conventional 3-bit SAR ADC



This 3-bit SAR ADC


# Design of ADC

■ Half the conversion time period, smaller layout area, and almost the same power consumption

33Mpixel sensor	ISSCC (2012)	IISW (2015)	This work (2016)
Type	2-stage cyclic	2-stage cyclic	Cyclic-Cyclic-SAR
Resolution [bit]	12	14	12
Conversion time period [ $\mu$ s]	1.85	1.85	0.92 (High speed)
Size (W $\times$ L) [ $\mu$ m]	5.6 $\times$ 1730	6.4 $\times$ 1893	4.4 $\times$ 920
Area [ $\mu$ m <sup>2</sup> ]	9688	12115	4048 (Small area)
Power consumption [ $\mu$ W/ADC] (Simulation)	106	119	120 (Almost same)

# Redundancy of cyclic ADC


- The first and second cyclic ADCs output a 1.5-bit redundant binary code





# 12-bit accuracy of pipelined operation

- A 12-bit accuracy is attained by preventing the interference from the clock timing



R: Reset phase      A: Amplification phase

S: Sample phase      F: Feedback phase      W: Waiting phase

# Outline

---

## 1. Overview

- 8K Super Hi-Vision
- Goal in this work

## 2. Architecture of the BSI 3D-stacked image sensor

- Features
- Interconnection technology
- ADC architecture


## 3. Measurement

- Specifications
- Performance comparison

## 4. Summary


# Die photograph

■ The device is fabricated using a 3D interconnection process




# Measurement system

- The 33Mpixel image sensor is driven at 240 fps and all data is captured by FPGA



# Reproduced full-size image


- 8K image is obtained at 240 fps
- Resolution is over 3,200 TV lines (lens iris: F4.0)



# Measured DNL at 240 fps


■ Differential nonlinearity (DNL) is within  $+0.82/-0.88$  LSB

● No missing code



# Measured INL at 240 fps

- Integral nonlinearity (INL) is within  $+1.04/-11.75$  LSB
- Variation is within 0.31% of 12-bit signal



# Summary of specifications (1/2)

Item	Value
Fabrication technology	45 nm 1P4M pixel 65 nm 1P5M logic
Supply voltage	1.2/2.5 V (digital), 2.5/2.8 V (analog)
Image size	8.448 mm (H)×4.752 mm (V)
Chip size	14 mm (H)×10 mm (V)
Number of effective pixels	7,728 (H)×4,368 (V) (33M)
Pixel size	1.1 $\mu\text{m}$ ×1.1 $\mu\text{m}$ (2×2-shared pixel)
Frame rate	240 fps (maximum)
Conversion time period	0.92 $\mu\text{s}$
ADC resolution	12 bit



# Summary of specifications (2/2)

Item	Value
ADC DNL	+0.82/-0.88 LSB
ADC INL	+1.04/-11.75 LSB
Conversion gain	92 $\mu\text{V}/\text{e}^-$
Sensitivity	0.55 V/lx-s (w/o ML & CF, CIE A-light, IR cut filter)
Full well capacity	5,700 $\text{e}^-$
Random noise	4.5 $\text{e}^-$ -rms (gain: 1.0) at 240 fps <b>3.6 <math>\text{e}^-</math>-rms</b> (gain: 4.0) at 240 fps
PRNU	<1.3% (Dead-line free)
Power consumption	<b>3.0 W</b> at 240 fps

# Definition of FoM1 and FoM2

$$\blacksquare \text{ FoM}_1 = \frac{\text{Power} \cdot N_{\text{NOISE}}}{f_p} \times 10^9 \quad [e^- \cdot \text{nJ}]$$

FoM1: Noise and Power Performance per Pixel Rate

$$\blacksquare \text{ FoM}_2 = \frac{\text{Power} \cdot N_{\text{NOISE}} \cdot \text{Gain}}{f_p \cdot 2^N} \times 10^{12} \quad [e^- \cdot \text{pJ/step}]$$

FoM2: Power Performance per Dynamic Range and Pixel Rate

$f_p$  = Pixel rate (No. of pixels  $\times$  frame rate)

$N$  = bit resolution

# Performance comparison

Item	[3]	[1]	[5]	[6]	IISW	This work
Year	2011	2012	2015	2015	2015	2016
ADC type	SS	2-stage cyclic	SS	SAR	2-stage cyclic	Cyclic-Cyclic-SAR
ADC resolution [bit]	12	12	12	12	14	12
Frame rate [fps]	120	120	30	60	120	240
No. of pixels [Mpixel]	17.7	33	20	133	33	33
Conversion gain [ $\mu\text{V}/\text{e}^-$ ]	—	—	76.6	80	61	92
Random noise [e-rms]	2.75	3.0	1.3	7.68	5.2	3.6
Gain	11.2	7.5	22.4	2	3.5	4.0
Power consumption [W]	3	2.67	0.532	11	3.2	3.0
Pixel rate [Gpixel/s]	2.12	3.98	0.62	7.96	3.98	7.96
FoM1 [ $\text{e}^- \cdot \text{nJ}$ ]	3.89	2.01	1.11	10.61	4.18	1.36
FoM2 [ $\text{e}^- \cdot \text{pJ/step}$ ]	10.6	3.68	6.10	5.18	0.89	1.32

# Outline

---

## 1. Overview

- 8K Super Hi-Vision
- Goal in this work

## 2. Architecture of the BSI 3D-stacked image sensor

- Features
- Interconnection technology
- ADC architecture

## 3. Measurement

- Specifications
- Performance comparison

## 4. Summary

# Summary

---

- A  $1.1\mu\text{m}$  33Mpixel 240fps BSI 3D-stacked CMOS image sensor with a 12-bit 3-stage cyclic-based ADC has been developed.
- The ADC architecture and the interconnection technology achieve a high frame rate of 240 fps in 33 Mpixels for the first time.
- Random noise of 3.6 e- and low power consumption of 3.0 W are attained at high pixel rate of 7.96 Gpixel/sec.
- Acknowledgements:  
The authors would like to thank the members of the TSMC CIS Team for their support of this work